CONTENTS

CHAPTER 1 INTRODUCTION **1-4**

CHAPTER 2 NUMBER SYSTEM AND COMPUTER CODES **5-64**

2.1 Introduction 5
2.2 Number systems 6
2.3 Arithmetic Operation with Non-Decimal Numbers 22
2.4 Signed Number Representation 36
2.5 Signed Multiplication 39
Ascii Code 55
2. 6 Error Detecting and Correction Codes 56
Problems 63

CHAPTER 3 BASIC LOGIC GATES AND THEIR PROPERTIES **65-88**

3.1 Introduction 65
3.2 Logic Gates Types 66
3.3 Enable and Inhibit Properties of Logic Gates 77
3.4 Active Levels of a Logic Signal 80
3.5 Logic Gate Duality 82
Problems **85**

CHAPTER 4 BOOLEAN SWITCHING ALGEBRA AND ITS APPLICATIONS **89-108**

4.1 Introduction 89
4.2 Postulates of Switching Algebra 89
4.3 Theorems of the Switching Algebra 91
4.4 Cannonical Forms of Switching Functions 102
Problems 107

CHAPTER 5 SIMPLIFICATION OF BOOLEAN EXPRESSION **109-160**

5.1 Introduction 109
5.2 Formation of Karnaugh Map for Switching Functions 109
5.3 Simplification of Switching Functions using Karnaugh Maps 119
5.4 Some Definitions 127
5.5 Simplification of 4-Variable Function Using Fourth-order K-map 131
5.6 Uncompletely Specified Functions (Don't cares) 133
5.7 Quine Mccluskey Method of Minimisation 138
5.8 Quine Mcclusky Simplification of Functions Containing Don't Care Terms 153
Problems 158

CHAPTER 6 IMPLEMENTATION OF COMBINATION LOGIC CIRCUIT WITH BASIC LOGIC GATES 161-186

6.1 Introduction 161
6.2 And-or (or-And) Implementation of Logic-Circuit 162
6.3 2-Level Logic Circuit Implementation Using only Nand Gates 168
6.4 2-Level Logic Circuit Implementation using only Nor Gates 173
6.5 Map Factoring Method 176
6.6 Dual Property of the Circuit 181
6.7 Xor Implementation of the Logic Circuits 182
Problems 184

CHAPTER 7 LOGIC FAMILIES 187-214

7.1 Transistor as an Inverter 187
7.2 Basic TTL Nand Gate Circuit 189
7.3 Electrical Characteristics of Logic Gates 195
7.4 Open Collector Type Logic Gates 200
7.5 Tri-state Logic Gates (TSL Gates) 203
7.6 Mos Logic Family 204
7.7 Nmos Inverter 207
7.8 Logic Gates Using N-Channel Mosfet (Nmos) 209
7.10 Complementary Mos Logic 212
Problems 214

CHAPTER 8 COMBINATIONAL LOGIC CIRCUIT IMPLEMENTATION WITH SSI AND MSI 215-264

8.1 Multiplexers 215
8.2 Decoder 219
8.3 Parity Generators and Checkers 229
8.4 4-Bit Magnitude Comparator 232
8.5 Code Converters 234
8.6 Display and Display Driver 244
8.7 Encoders and Priority Encoders 254
Problems 261

CHAPTER 9 SEQUENTIAL LOGIC CIRCUIT AND BISTABLE DEVICES 265-294

9.1 Basic Memory Devices - Latches and Flip-Flops 265
9.2 Latch 265
9.3 Flip Flops 274
9.4 T Flip-Flop 282
9.5 D-Latch 285
Problems 293

CHAPTER 10 REGISTERS AND SHIFT REGISTERS **295-312**

10.1 Introduction 295
10.2 Parallel Registers 295
10.3 Shift Registers 300
Problems 311

CHAPTER 11 COUNTERS **313-362**

11.1 Introduction 313
11.2 Asynchronous Counters 314
11.3 Synchronous Counters 339
Problems 356

CHAPTER 12 MEMORIES **363-400**

12.1 Introduction 363
12.2 Organization of Static Read/Write Memory 366
12.3 Ram Cells 373
12.4 Semiconductor Read-Only Memory (Rom) 380
12.5 Address Decoding and Row Selection 385
12.6 Types of Programmable Roms 386
12.7 Electrically Erasable Programmable Read Only Memory (EEPROM OR E^2PROM) 391
12.8 Dynamic Ram (Dram) Cell 395

Index **401-406**